Introduction
The integrated circuit (IC) packaged devices must be reduced both in footprint and thickness, as the electronics applications shrink in size. Also, ultra thin die/wafer is a necessary component in 3D integration, as it allows the interlayer distance to be reduced, thus allowing a high density of vertical interconnects. The ability to integrate in three dimensions can increase the density of circuit integration [ Fig.1(a) ], reduce costs, and add performance that cannot be achieved in the conventional planar circuit architecture. The reduction of the die/wafer thickness is one of many crucial factors in realizing ultra-thin packages, whereas the larger wafer diameters require thicker silicon to withstand wafer manufacturing. These contrasting interests make the wafer thinning process to be extensively investigated in the semiconductor packaging industry.
In general the back grinding process of the thick Si wafer involves a two-step process, including a coarse grinding (with thinning rates of ~5 μm/sec) and a subsequent fine grinding (thinning rate ≤ 1μm/sec). Whereas the second step of the process is necessary in order to remove most of the damage layer created by the coarse grinding step and to reduce surface roughness. Damages induced by mechanical grinding have been previously analyzed by techniques such as interference contrast microscopy, X-ray topography, transmission electron microscopy. However, the remains of the defect may still exist at the back-ground surface. 1 This residual defects cause stress in the thinned wafer, either leading to an additional bow [ Fig.  1(b) ] and often broken wafers during handling or deteriorated device performance. 2, 3 Therefore an additional process is required to remove the defect layer and residual stress.
Angle resolved high resolution X-ray photoelectron (XP) spectroscopy is a virtual technique that can be used to detect both the presence of strained Si as well as to check the crystal quality of Si after die/wafer thinning, respectively by measuring valence band and core-level Si XP spectra. In this work, we have analyzed the crystal quality of Si in ultra-thin 3D-LSI die/wafer, which were stress relieved by various methods after die/wafer thinning.
Experiment
Ultra thin Si dies (10mmx10mm) whose thicknesses varying between 10 and 50 µm were diced out from 8-inch wafer after back-grinding followed by stress relief process. These ultra thin dies were investigated via XPS technique using hard X-rays (BL46) at Spring-8. The samples analyzed for their crystal quality were stress relieved by chemical mechanical polishing (CMP), modified-dry polishing DP, plasma etching (PE), #2000, poly-grinding (PG), ultra-poly grinding (UPG). Also, the suitability of specific stress relief process for particular type of Si were studied, and the different type of LSI wafers include P/P-, P/P+, IG (sample containing internal gettering zone), etc.
Results and Discussion

High Resolution Transmission Electron Spectroscopy (HRTEM)
Shown in Fig. 2 is the HRTEM image obtained on the back-ground surface of 50 µm thick Si wafer, stress relieved by DP. It is clear that the defective Si crystal produced by the back grinding process is left behind even after the stress relief process. However, for the similar thickness, such defects were not observed in the Si wafer stress relieved by CMP and PE. It can also be clearly seen that the existence of stress field pattern (as bend contours) is observed in the TEM images, which is solely attributed to the stress present in the Si wafer. 4 It reveals that such back-grinding induced stress propagates to several micro meters in depth, and the DP method is not suitable for relieving the stress induced by wafer thinning.
Angle resolved X-Ray Photoelectron Spectroscopy (ARXPS)
For 50 µm thick sample, a large high energy shift in the Si core level is observed only for the DP (Fig. 3) method. For the CMP process, even though the Si-Si bond is preserved in the 50 µm thick sample, it showed a tremendous high energy shift with the decrease in wafer thickness (Fig. 4) . In the case of DP, not only a very large high energy shift but also the disappearance of spin-orbit splitting in Si2p core level spectra is noticed in the extremely thin wafers. Except for the inert gases and the noble metals, the chemical shift is attributed to either the charge transfer (change in oxidation state) or the charging effect (i.e. the accumulation of positive charge over the insulating material). Since we hardly noticed any SiO 2 peak except for native oxide, the effect of charging can be eliminated. Thus the observed BE shift in the Si core level for DP sample (of all thicknesses) and for ultra thin CMP samples is purely attributed to mechanical environment established by the remnant stress in the Si wafers rather than the chemical environment in the Si. It is well known that the low energy shift in the core-level for any element is solely due to the presence of compressive stress. 5 Our micro-Raman studies on these samples revealed that there exists a compressive stress of 30 MPa and 75 MPa respectively for 50 µm thick DP and CMP samples; whereas in the case of 10 µm thick wafers, regardless of the stress relief process, both the CMP and DP wafers possessed around 100 MPa of tensile stress. 2, 3 From these data, it is concluded that the observed high energy shift in the core level XP spectra is primarily due to the remnant compressive stress in the ultra thin Si wafers even after the stress relief.
The dry polishing method leaves behind either the polycrystalline Si crystallites or amorphous Si at the back-ground surface which is evidenced from the presence of dark spots in the EBSP image (Refer fig. 5 ). Regardless of the type of Si wafers, the peak around ~7 eV in the VB spectra is highly suppressed in the UPG sample. This reveals that the UPG process leaves either an amorphous or microcrystalline Si at the back-ground surface. 6 It is clear not only in the valence band spectra but also from the spin-orbit splitting of Si 2p core level spectra that UPG wafer contains mainly micro-crystalline Si at the back-ground surface (refer fig. 6(b) ), whereas the CMP wafer is primarily comprised of single crystal Si (refer fig. 6(a) ). The deduced peak parameters for various type of Si wafers stress relieved by UPG and CMP are depicted in fig. 7. 
Conclusion
The surface micro-structure and crystal quality of the stress relieved ultra-thin Si wafers after back grinding has been investigated. HRTEM studies revealed that even after stress relief by DP, the defective Si with remnant stress (which extends beyond couple of microns) remains at the back-ground surface. Even though the stress relief process of CMP is found to the best among all the stress relief processes investigated, the crystal quality deteriorates with the decrease in the die thickness. From the micro-structural (TEM, XPS, EBSP) and the stress (micro-Raman) data the goodness of various stress relief process after wafer thinning by back grinding can be concluded as follows: CMP>PE≥UPG>PG>DP≥#2000. Further among various wafers studied, the P/P+ wafer found to retain better crystal quality with minimum residual stress. 
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